Displaying all 5 publications

Abstract:
Sort:
  1. Abdulhameed A, Halim MM, Halin IA
    Nanotechnology, 2023 Mar 31;34(24).
    PMID: 36921341 DOI: 10.1088/1361-6528/acc46c
    Carbon nanotubes (CNTs) are nominated to be the successor of several semiconductors and metals due to their unique physical and chemical properties. It has been concerning that the anisotropic and low controllability of CNTs impedes their adoption in commercial applications. Dielectrophoresis (DEP) is known as the electrokinetics motion of polarizable nanoparticles under the influence of nonuniform electric fields. The uniqueness of this phenomenon allows DEP to be employed as a novel method to align, assemble, separate, and manipulate CNTs suspended in liquid mediums. This article begins with a brief overview of CNT structure and production, with the emphasize on their electrical properties and response to electric fields. The DEP phenomenon as a CNT alignment method is demonstrated and graphically discussed, along with its theory, procedure, and parameters. We also discussed the side forces that arise in DEP systems and how they negatively or positively affect the CNT alignment. The article concludes with a brief review of CNT-based devices fabricated using DEP, as well as the method's limitations and future prospects.
  2. Shafie S, Kawahito S, Halin IA, Hasan WZ
    Sensors (Basel), 2009;9(12):9452-67.
    PMID: 22303133 DOI: 10.3390/s91209452
    The partial charge transfer technique can expand the dynamic range of a CMOS image sensor by synthesizing two types of signal, namely the long and short accumulation time signals. However the short accumulation time signal obtained from partial transfer operation suffers of non-linearity with respect to the incident light. In this paper, an analysis of the non-linearity in partial charge transfer technique has been carried, and the relationship between dynamic range and the non-linearity is studied. The results show that the non-linearity is caused by two factors, namely the current diffusion, which has an exponential relation with the potential barrier, and the initial condition of photodiodes in which it shows that the error in the high illumination region increases as the ratio of the long to the short accumulation time raises. Moreover, the increment of the saturation level of photodiodes also increases the error in the high illumination region.
  3. Abdulhameed A, Mohtar MN, Hamidon MN, Halin IA
    Electrophoresis, 2022 Feb;43(3):487-494.
    PMID: 34679198 DOI: 10.1002/elps.202100268
    The assembly of carbon nanotubes (CNTs) across planner electrodes using dielectrophoresis (DEP) is one of the standard methods used to fabricate CNT-based devices such as sensors. The medium drag velocity caused by electrokinetic phenomena such as electrothermal and electroosmotic might drive CNTs away from the deposition area. This problem becomes critical at large-scale electrode structures due to the high attenuation of the DEP force. Herein, we simulated and experimentally validated a novel DEP setup that uses a top glass cover to minimize the medium drag velocity. The simulation results showed that the drag velocity can be reduced by 2-3 orders of magnitude compared with the basic DEP setup. The simulation also showed that the optimum channel height to result in a significant drag velocity reduction was between 100 μm and 240 μm. We experimentally report, for the first time, the assembly and alignment of CNT bridges across indium tin oxide (ITO) electrodes with spacing up to 125 μm. We also derived an equation to optimize the CNT's concentration in suspensions based on the electrode gap width and channel height. The deposition of long CNTs across ITO electrodes has potential use in transparent electronics and microfluidic systems.
  4. Abdulhameed A, Halin IA, Mohtar MN, Hamidon MN
    ACS Omega, 2022 Feb 01;7(4):3680-3688.
    PMID: 35128276 DOI: 10.1021/acsomega.1c06323
    Surfactants such as sodium dodecyl sulfate (SDS) are used to improve the dispersity of carbon nanotubes (CNTs) in aqueous solutions. The surfactant concentration in CNT solutions is a critical factor in the dielectrophoretic (DEP) manipulation of CNTs. A high surfactant concentration causes a rapid increase in the solution conductivity, while a low concentration results in undesirably large CNT bundles within the solution. The increase in the solution conductivity causes drag velocity that obstructs the CNT manipulation process due to the electrothermal forces induced by the electric field. The presence of large CNT bundles is undesirable since they degrade the device performance. In this work, mathematical modeling and experimental work were used to optimize the concentration of the SDS surfactant in multiwalled carbon nanotube (MWCNT) solutions. The solutions were characterized using dynamic light scattering (DLS) and ultraviolet-visible spectroscopy (UV-Vis) analysis. We found that the optimum SDS concentration in MWCNT solutions for the successful DEP manipulation of MWCNTs was between 0.1 and 0.01 wt %. A novel DEP configuration was then used to assemble MWCNTs across transparent electrodes. The configuration was based on ceiling deposition, where the electrodes were on top of a droplet. The newly proposed configuration reduced the drag velocity and prevented the assembly of large MWCNT bundles. MWCNTs were successfully assembled and aligned across interdigitated electrodes (IDEs). The assembly of MWCNTs from aqueous solutions across transparent electrodes has potential use in future transparent electronics and sensor devices.
  5. Abdulrazzaq BI, Ibrahim OJ, Kawahito S, Sidek RM, Shafie S, Yunus NA, et al.
    Sensors (Basel), 2016 Sep 28;16(10).
    PMID: 27690040
    A Delay-Locked Loop (DLL) with a modified charge pump circuit is proposed for generating high-resolution linear delay steps with sub-picosecond jitter performance and adjustable delay range. The small-signal model of the modified charge pump circuit is analyzed to bring forth the relationship between the DLL's internal control voltage and output time delay. Circuit post-layout simulation shows that a 0.97 ps delay step within a 69 ps delay range with 0.26 ps Root-Mean Square (RMS) jitter performance is achievable using a standard 0.13 µm Complementary Metal-Oxide Semiconductor (CMOS) process. The post-layout simulation results show that the power consumption of the proposed DLL architecture's circuit is 0.1 mW when the DLL is operated at 2 GHz.
Related Terms
Filters
Contact Us

Please provide feedback to Administrator (afdal@afpm.org.my)

External Links